## **EUROPEAN PATENT OFFICE**

## **Patent Abstracts of Japan**

: 05055381 PUBLICATION NUMBER PUBLICATION DATE : 05-03-93

APPLICATION DATE : 28-08-91 APPLICATION NUMBER : 03215663

APPLICANT: KAWASAKI STEEL CORP;


INVENTOR: MATSUBARA NOBUNARI;

INT.CL. : H01L 21/82

: SEMICONDUCTOR INTEGRATED TITLE

CIRCUIT DESIGN METHOD AND

**DEVICE** 



ABSTRACT: PURPOSE: To provide a method of designing a semiconductor device in which a standard cell system is adopted, where a chip is prevented from increasing unnecessarily in area, and a power supply and a ground wiring are devised so as to cope with a case that a large number of standard cells are arranged in array.

> CONSTITUTION: A circuit is designed using a library where various kinds of standard cells with no power supply wiring and ground wiring are registered, and then a power supply wire 32 and a grounding wire 34 are set in width conforming to the length of a cell row 30 and the operation speed of a circuit.

COPYRIGHT: (C)1993,JPO&Japio